We observe a sequence of two-level random telegraph signals ͑RTSs͒ in the drain/source current of a 1.7 nm gate oxide silicon metal-oxide-semiconductor field-effect transistor. The RTS magnitude is transformed into the apparent Debye length around a negatively charged oxide trap. We achieve excellent reproduction of the Debye data ͑40 down to 5 nm͒. This leads to the quantified area spanned by the dominant conductive percolation paths in the underlying two-dimensional electron gas ͑2DEG͒. We find that most of the 2DEG in inversion is recovered in a largest threshold voltage sample ͑ϳ0.35 V͒, while for the lowest threshold ͑ϳ0.15 V͒, a certain conductive filament is likely to occur. The gate direct tunneling current further corroborates the percolation picture.
Probing a nonuniform two-dimensional electron gas with random telegraph signals I. INTRODUCTION
Silicon metal-oxide-semiconductor field-effect transistors ͑MOSFETs͒ have been widely utilized as a test vehicle of random telegraph signals ͑RTSs͒. [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] In the presence of a certain oxide trap with the energetic level in the proximity of silicon Fermi level, the on and off of the local conduction in a two-dimensional electron gas ͑2DEG͒ due to the fluctuating occupancy of the trap give rise to RTS in the drain/source current. This well-known two-level RTS can be characterized by three key factors in terms of the mean capture time, the mean emission time, and the relative amplitude. So far, measurements of the former two switching time constants have exhibited potential applications, such as determination of the energetic level of the trap and its depth into the oxide 1, 3, 5, [7] [8] [9] 11, 14, 15 identification of the neutral or attractivetype trap, 7, 8 and construction of a configuration coordinate diagram for the electron-lattice system. 2, 9, 14, 15 In addition, analyses of capture/emission time constants obtained at very low temperatures have produced important findings, such as the trapping statistics change due to the interaction between the trap and the 2DEG Ref. 10 and the electron spin properties of the oxide trap. 12, 13 The RTS time constant based electron spin resonance has also been experimentally demonstrated. 13 On the other hand, the remaining RTS counterpart, namely, the relative amplitude, can be well described by a screened Debye length model, 6 valid only for the uniform channel case. Owing to the manufacturing process variations, however, the nonuniformity or percolation nature may prevail in the 2DEG beneath the gate oxide and, thereby, affect the RTS magnitude. 3, 4, 6, [16] [17] [18] Thus, if the RTS magnitude deviates from that of the screened Debye length model, 6 then the created errors should reflect the relevant information about the dominant conductive percolation paths in the underlying 2DEG. However, little work has been performed in this direction.
In this work, we elaborate on the extraction of the 2DEG percolation area from the MOSFET RTS amplitude. A linkage with the threshold voltage is established. Also presented are the gate direct tunneling current data that can corroborate the percolation picture built in this work.
II. RTS MEASUREMENT
The device under study was n-channel MOSFET fabricated in a state-of-the-art manufacturing process. The following key process parameters were obtained through the capacitance-voltage fitting: n + polysilicon doping concentration of 1.3ϫ 10 20 cm −3 , gate oxide thickness of 1.7 nm, and channel doping concentration of 8 ϫ 10 17 cm −3 . A semiconductor parameter analyzer HP4156 was utilized with the source and bulk tied to the ground and the drain connected to a bias of 10 mV. The measurement temperature was 297 K. The probability of finding RTS events across the whole wafer was extremely low. Only a few devices were eventually identified with two-level RTS, as displayed in Fig. 1 for a certain sample. As shown in Fig. 1 , the same RTS events in the source current also simultaneously occurred in the drain current. No noticeable change in the gate current was detected, meaning that the trap responsible for the RTS is an atomic-sized trap relative to the 1.7 nm gate oxide used. This trap should be naturally created during the manufacturing process, rather than caused by the electrical stressing in the long-term RTS measurement. On the other hand, the well recognized trap assisted tunneling component was difficult to distinguish in the measured gate current ͑i.e., high level corresponding to the empty trap state͒ since the trap itself occupies a very small part of the gate oxide area.
The measured capture time c associated with the high current level and the measured emission time e associated with the low current level each was found to be exponentially distributed. The ratio of the mean capture time ͗ c ͘ and the mean emission time ͗ e ͘ is shown in Fig. 2 Table  I , such as the gate width to gate length ratio W / L and the near-equilibrium carrier mobility 0 and threshold voltage V th . Here, 0 and V th were extracted using the standard procedure in the linear regime or the peak transconductance extrapolation technique at a drain voltage of 0.01 V. Other parameters in the table will be interpreted later.
III. PARAMETER EXTRACTION AND ITS VALIDITY
With the abovementioned process parameters as inputs, a self-consistent Schrödinger-Poisson equation solver was performed to produce the 2DEG carrier density N S as a function of the gate overdrive voltage. The simulated threshold voltage is 0.278 V. Consequently, the measured RTS relative magnitude in Fig. 3 can be transformed into the apparent Debye length designated as L t , as shown in Fig. 4 , versus N S . Here, L t is defined as the square root of the product of the measured RTS relative magnitude times the gate area WL, according to the formalism
Taking into account the percolation nature, L t can further be decomposed into two distinct components,
where ␥ 1 and ␥ 2 are the coefficients ͑ഛ1͒ accounting for the percolation areas in the subthreshold and inversion regimes of operation, respectively. The physical meaning of ␥ 1 and ␥ 2 , as well as the derivation and validity of Eqs. ͑1͒ and ͑2͒, will be interpreted later. In Eq. ͑2͒, L S is a double of the critical distance from the trapped electron where the Coulomb potential energy is equal to the carrier average kinetic energy kT in 2DEG ͑Ref. 6͒ and can be written as L S = q 2 / 2 eff kT. Here, eff is the effective permittivity and should be a function of both the silicon permittivity Si and the SiO 2 permittivity ox . One of the expressions, eff = ͑ Si + ox ͒ / 2, whose validity can be testified by comparing the existing sophisticated device simulation results, 18 was adopted here. As for L C , it is the screening length by the 2DEG, and in the quantum limit, it can be written as L C =2 1.5 Si kT / q 2 N S . 19 With eff → Si , ␥ 1 → 1, and ␥ 2 → 1, the case of uniform channel, Eqs. ͑1͒ and ͑2͒ both exactly reduce to those of the existing screened Debye length model. 6 As shown in Fig. 4 for the samples of traps B and D, an excellent reproduction of L t is achieved over the subthreshold and inversion regimes, leading to the values of ␥ 1 and ␥ 2 . Although the observed RTS of traps A and C is limited to the inversion regime, the subthreshold ␥ 1 , in addition to inversion ␥ 2 , can be reasonably obtained through the best fitting technique.
To testify the validity of the above percolation extraction process, the underlying trap must be first identified. It is known that the mean capture time to mean emission time ratio can read as 7, 8 
Here, the trap level E T relative to the channel quasi-Fermi level E F can be readily quantified by the same self-consistent Schrödinger-Poisson equation solving. The Coulomb energy ⌬E required in the charging of the oxide trap can be written as
where Q G , Q inv , and Q dep are the normalized image ͑polar-ized͒ charges induced on the gate, the inversion layer, and the silicon depletion region, respectively, E 0 is the lowest subband level, and E vo is the valence band edge in the silicon substrate. These fractional charges can be calculated using a trap depth dependent capacitance model. 14 Best fitting was achieved in a wide range of gate overdrive voltage, as shown in Fig. 2 , yielding the values of the trap depth z T and the energetic level E OX − E T ͑E OX denotes the oxide conductionband edge͒. It can be inferred that an interfacelike neutral trap exists in devices of traps A, C, and D, while a deep neutral trap in oxide prevails in trap B. Therefore, the aforementioned percolation extraction process is validated.
IV. INTERPRETATIONS AND PERCOLATION PICTURE
Equations ͑1͒ and ͑2͒ can be derived from the two extreme cases: the subthreshold and the strong inversion. In the former limit, the area of the dominant percolation regime can be approximated as the gate area WL times the square of ␥ 1 . Uniform conductivity 6 is assumed across the percolation area as implicitly included in ␥ 1 . Under such situations, one can draw ⌬I D / I D Ϸ L S 2 / ␥ 1 2 WL accordingly. 6 Another limiting case can apply similarly but with L S replaced by L C and ␥ 1 by ␥ 2 . The arrangement of the different percolation coefficients is reasonable since the different operating conditions can encounter different percolation paths, as revealed by the sophisticated device simulations. [16] [17] [18] As for the transition regime between the lower and upper limits, it can be readily treated by using one of the expressions such as Eq. ͑2͒ as originally cited elsewhere. 6 Therefore, the experimentally determined L t on the basis of Eq. ͑1͒ is able to provide the picture of the nonuniformities, depending on the extracted ␥ 1 and ␥ 2 through Eq. ͑2͒.
Some issues of relevance must be addressed prior to dealing with the extracted percolation quantities. Firstly, if the gate-to-diffusion overlap size is around 6 nm, 20 then the channel length deviates less from the gate length used. In other words, the error due to the direct use of the gate area in Eq. ͑1͒, rather than the active channel area, is insignificant. Secondly, the existing device simulations 4 point out that a significant change in the relative amplitude can be seen only for the trap depth critically exceeding around 10 nm, much larger than that ͑0.65 nm͒ of the deep trap in our work. Therefore, the trap depth effect on the RTS relative magnitude is negligible for the samples studied. Finally, the device performance parameters such as the carrier mobility in Table  I are comparable between A linkage with the threshold voltage is straightforwardly established. For the largest threshold voltage sample, trap B, the extracted ␥ 2 ͑Ϸ0.8-1.0͒ is also the highest among the samples and is larger than the accompanying ␥ 1 ͑Ϸ0.36͒. Then, a view of the percolation paths becomes clear: ͑i͒ the anomalous threshold voltage means that in the subthreshold, a certain conductive percolation regime with the area of ␥ 1 2 WL dominates, and ͑ii͒ the conduction of the remaining channel is almost recovered as entering into the inversion regime, which is reflected by the high ␥ 2 . The same picture in the presence of a large threshold voltage due to random doping can be found in the existing device simulations. 18 In contrast, for both traps A and C, the lowest threshold voltage samples, the corresponding ␥ 2 are 0.14 and 0.22, respectively, indicating that a conductive filament is likely to occur in inversion. Indeed, such a narrow percolation path can be physically connected with the lowest threshold voltages ͑0.18 and 0.15 V, respectively͒. As for the remaining sample, trap D, the above arguments on the basis of the extracted ␥ 1 and ␥ 2 remain valid, although the threshold voltage ͑0.29 V͒ is normal with respect to the simulated value ͑0.278 V͒. We can find a plausible interpretation: A critical percolation bottleneck is located around the trap and its spanned width is comparable with the Debye length. Only with such a hypothesis can the threshold voltage be maintained as close to the nominal value as possible. The picture of the percolation paths as drawn above is schematically shown in Fig. 5 . In the figure, the shaded area is conductive, while for the area of L C 2 , the conduction is blocked upon electron capture. Strikingly, we noticed that the measured gate direct tunneling current divided by the gate area WL, as together plotted in Fig. 5 , can readily serve as the confirmative evidence of the percolation picture. The gate current density at low gate voltages ͑close to the RTS measurement range͒ is comparable between traps B and D, as expected due to comparable percolation areas. This is also the case for the narrow percolation samples of traps A and C. Again, the gate current density of traps A and C each is lower than traps B or D, consistent with the arguments that the narrow percolation paths favor the samples of traps A and C.
V. CONCLUSION
We have demonstrated how to draw a 2DEG percolation picture beneath the gate oxide by means of the RTS magnitude. A linkage with the threshold voltage of the device has been produced. The gate direct tunneling current measured per unit area has further corroborated the validity of the nonuniformity picture built in this study.
